

ABSTRACT OF THE DISCLOSURE

In a packet data processing apparatus for processing a packet received from a network by a processor, a packet data access part includes a plurality of registers arranged in series and sequentially shifts the received packet through the plurality of registers toward an outlet of the packet data access part in synchronization with a clock. The processor processes the received packet by accessing the packet data access part while the received packet is being shifting through the plurality of registers.

5  
10

000000-000000-000000